

Appl. No. 09/876,019
Reply to Office Action Dated: September 2, 2003

IN THE CLAIMS

Please amend the claims as follows:

1. (Currently Amended) A semiconductor memory integrated circuit comprising:

a semiconductor substrate;

a device isolation insulating film buried in grooves formed into said semiconductor substrate;

a cell array having an arrangement of electrically erasable and programmable nonvolatile memory cells made by stacking floating gates and control gates on said semiconductor substrate; and

a peripheral circuit disposed around said cell array on said semiconductor substrate, at least the a bottom layer of said floating gates of said nonvolatile memory cells and at least the a bottom layer of gate electrodes of transistors in said peripheral circuit being formed before said device isolation insulating film is buried, then the bottom layer of said floating gates of said nonvolatile memory cells and the bottom layer of gate electrodes of transistors in said peripheral circuit being maintained in self alignment with said device isolation insulating film, N type impurities being doped into the gate electrodes of NMOS transistors and P type impurities being doped into the gate electrodes of PMOS transistors in said peripheral circuit.
2. (Currently Amended) The semiconductor memory integrated circuit according to claim 1 wherein two kinds of gate insulating transistors, thicknesses of the two kinds of gate insulating transistors being different from each other, are arranged in the peripheral circuit.
3. (Original) The semiconductor memory integrated circuit according to claim 1, wherein different n-type impurities are doped into said floating gates of said nonvolatile memory cells and gate electrodes of NMOS transistors in said peripheral circuit,

Appl. No. 09/876,019
Reply to Office Action Dated: September 2, 2003

and a p-type impurity is doped into said gate electrodes of PMOS transistors in said peripheral circuit.

4. (Original) The semiconductor memory integrated circuit according to claim 1, wherein phosphorus is doped into said floating gates of said nonvolatile memory cells:

5. (Original) The semiconductor memory integrated circuit according to claim 1, wherein phosphorus is doped into said floating gates of said nonvolatile memory cells, and arsenic is doped into said gate electrodes of NMOS transistors in said peripheral circuit.

6. (Previously Presented) The semiconductor memory integrated circuit according to claim 1 wherein said floating gates of said nonvolatile memory cells comprise a first-layer gate electrode material film in self alignment with said device isolation insulating film and a second-layer gate electrode material film stacked on said first gate electrode material film, said control gates comprise a third-layer electrode material film, and said gate electrodes in said peripheral circuit have a three-layered structure including said first- to third-layer gate electrode material films.

7. (Withdrawn) The semiconductor memory integrated circuit according to claim 1 wherein said floating gates of said nonvolatile memory cells comprise of a first-layer gate electrode material layer in self alignment with said device isolation insulating film and a second-layer gate electrode material film, said gate electrodes comprise of a third-layer gate electrode material film, and said gate electrodes in said peripheral circuit have a two-layered structure including said first- and third-layer gate electrode material films.

8. (Withdrawn) The semiconductor memory integrated circuit according to claim 1 wherein said floating gates of said nonvolatile memory cells comprise of a first-layer gate

Appl. No. 09/876,019
Reply to Office Action Dated: September 2, 2003

electrode material layer in self alignment with said device isolation insulating film and a second-layer gate electrode material film, and said gate electrodes in said peripheral circuit also have a two-layered film structure including said first- and second-layer gate electrode material films.

9-20. (Canceled)

21. (New) The semiconductor integrated memory according to claim 6, wherein said first- to third-layer electrode films are in electrical contact with each other in said gate electrode of said peripheral circuit.

22. (New) The semiconductor integrated memory according to claim 6, wherein a thickness of said gate electrode comprising said first- to third-layer films is substantially the same as a thickness of said stacked control and floating gates in said nonvolatile memory cells.

23. (New) The semiconductor integrated memory according to claim 6, wherein sidewalls of said device isolation insulating film are substantially flat.

24. (New) The semiconductor integrated memory according to claim 6, wherein a width of said device isolation insulating film from a point laterally adjacent to said bottom layer of said gate electrode and extending into said substrate is substantially uniform.

25. (New) The semiconductor integrated memory according to claim 1, wherein transistors in said peripheral region have a gate electrode comprised of a bottom layer, a first layer formed on said bottom layer, and a second layer formed on said first layer, and said bottom layer, said first layer, and said second layer are in electrical contact with each other.

26. (New) The semiconductor integrated memory according to claim 1, wherein a thickness of said gate electrode comprising said bottom layer, said first layer and said second

Appl. No. 09/876,019
Reply to Office Action Dated: September 2, 2003

layer is substantially the same as a thickness of said stacked control and floating gates in said nonvolatile memory cells.

27. (New) The semiconductor integrated memory according to claim 6, wherein sidewalls of said device isolation insulating film are substantially flat.

28. (New) The semiconductor integrated memory according to claim 6, wherein a width of said device isolation insulating film from a point laterally adjacent to said bottom layer of said gate electrode and extending into said substrate is substantially uniform.